VLSI DESIGN and PHYSICAL IMPLEMENTATION ENGINEERING: Logic Synthesis Timing Closure Layout Optimization for High Density Chips

Independently Published
VLSI DESIGN and PHYSICAL IMPLEMENTATION ENGINEERING: Logic Synthesis Timing Closure Layout Optimization for High Density Chips

Image of VLSI DESIGN and PHYSICAL IMPLEMENTATION ENGINEERING: Logic Synthesis Timing Closure Layout Optimization for High Density Chips

Prices from

10.25

Featured

	£ 10.25	To Shop
	£ 10.25	To Shop

Description

Amazon Pages: 178, Paperback, Independently published

Compare webshops (2)

Shop

Price

£ 10.25

To Shop

£ 10.25

To Shop

Description (1)

Pages: 178, Paperback, Independently published

Brand	Independently Published
EAN	9798245494418

Prices were last updated on: 03-06-2026, 01:50

Independently Published

ADVANCED VLSI ARCHITECTURE and Chip Design ENGINEERING: Digital Circuit Layout Optimization Integrated...

£ 11.14

More Information More Info

Springer

VLSI Physical Design: From Graph Partitioning to Timing Closure

£ 47.96

Compare 2 stores 2 stores

Springer

Layout Optimization in VLSI Design (Network Theory and Applications Book 8)

£ 114.00

More Information More Info

Springer

Logic Synthesis for Low Power VLSI Designs

£ 103.60

More Information More Info

Featured Choice

£ 10.25

To Shop

VLSI DESIGN and PHYSICAL IMPLEMENTATION ENGINEERING: Logic Synthesis Timing Closure Layout Optimization for High Density Chips

Description

Product specifications