VLSI DESIGN and PHYSICAL IMPLEMENTATION ENGINEERING: Logic Synthesis Timing Closure Layout Optimization for High Density Chips

Prices from
10.25

Featured

COMPARE ALL WEBSHOPS (1)

Description

Amazon Pages: 178, Paperback, Independently published
Description Description
Product Specifications Product specifications
Related results Related results
Next
Previous

Compare webshops (1)

Shop
Price
Amazon Logo
£ 10.25
To Shop
Description (1)

Pages: 178, Paperback, Independently published

Product specifications

Brand Independently Published
EAN
  • 9798245494418

Independently Published

ADVANCED VLSI ARCHITECTURE and Chip Design ENGINEERING: Digital Circuit Layout Optimization Integrated...

£ 11.14
More Information More Info

Springer

VLSI Physical Design: From Graph Partitioning to Timing Closure

£ 48.47
More Information More Info

Springer

Layout Optimization in VLSI Design (Network Theory and Applications Book 8)

£ 111.84
More Information More Info

Springer

Logic Synthesis for Low Power VLSI Designs

£ 103.60
More Information More Info
Featured Choice
£ 10.25
To Shop