Design for Testability in VLSI: Scan Design, ATPG, Built-In Self-Test, Fault Modeling, Test Compression, and Optimization (VLSI & Semiconductor Engineering)

Prices from
11.98

Sponsored links

COMPARE ALL WEBSHOPS (2)

Description

Design for Testability in VLSI: Scan Design, ATPG, Built-In Self-Test, Fault Modeling, Test Compression, and Optimization (VLSI & Semiconductor Engineering)

Compare webshops (2)

Sponsored links · Some shops pay us a fee

Sort by:

£ 11.98

£ 11.98

Description (0)

Design for Testability in VLSI: Scan Design, ATPG, Built-In Self-Test, Fault Modeling, Test Compression, and Optimization (VLSI & Semiconductor Engineering)


Product specifications

Brand Independently Published
EAN
  • 9798172968174

Featured Choice
£ 11.98
To Shop