STATIC Timing ANALYSIS FOR VLSI DESIGN: Constraints, Path Analysis, Clock Domains, Closure, and Sign-Off (VLSI Design & Semiconductor Engineering)

Prices from
11.83

Featured

COMPARE ALL WEBSHOPS (2)

Description

STATIC Timing ANALYSIS FOR VLSI DESIGN: Constraints, Path Analysis, Clock Domains, Closure, and Sign-Off (VLSI Design & Semiconductor Engineering)

Description Description
Product Specifications Product specifications
Related results Related results
Next
Previous

Compare webshops (2)

Sort by:

£ 11.83

£ 11.83

Description (0)

STATIC Timing ANALYSIS FOR VLSI DESIGN: Constraints, Path Analysis, Clock Domains, Closure, and Sign-Off (VLSI Design & Semiconductor Engineering)

Product specifications

Brand Independently Published
EAN
  • 9798194562077

Puneet Mittal

VLSI INTERVIEW QUESTION: Static Timing analysis

£ 4.79
More Information More Info

Independently Published

VLSI Logic SYNTHESIS: RTL-to-Gate-Level Design, Optimization, Technology Mapping, Timing Constraints, and Power-Aware...

£ 10.27
Compare 2 stores 2 stores

Independently Published

VLSI PHYSICAL DESIGN: Floorplanning Placement Routing Clock Tree Synthesis Power Planning and...

£ 14.77
Compare 2 stores 2 stores

Independently Published

VLSI Design VERIFICATION: Functional Verification, Simulation, Assertions, Coverage, Debugging, and Verification Methodologies...

£ 11.14
Compare 2 stores 2 stores
Featured Choice
£ 11.83
To Shop